* Add FB and REF lost signals
* Add output of GT ref clock (through buffers)

* Add debug ports of transceiver data and status before the protocole
  decoder.
* Add a reset bit for PLL and datapath in AXI-MM interface.

* Connect true QPLL lock bit
* Attribute on QPLL_reset is now active high

* Also update the Makefile

* Remove unused signals

Also add Makefile rule to perform synthesis of IP bloc

* GTHE COMMON must be outside IP (QPLL needed for other interfaces)
* GTWizard created with TCL
* GTWizard instantiated directly in top level

* Remove package and XCI
* The parametrization will be made somehow differently

VHDL
* Add attributes on interface ports.
* Bring back QPLL andCDR lock signals on the GT wrapper

TCL
* Add simple address map

* Use a makefile to build the packaged IP

* Corrections for synthesis
* QPLL lock output signal TEMPORARY set to one   !!

* Use a package

* HTG2QSFP, on FMC1, Only 4 lanes

Calling this script will add VHDL and XCI source files to the current
project.

* Change the testbench interface
* Add a very simple script to compile and bring up GUI

* Wrap the protocol bloc and the aximm control in a structural top
  level.
* Get rid of the CDC, use only one clock. Domain crossing will be
  outside this bloc.

* Import sources from Cell Node initial project