Skip to content
Snippets Groups Projects
Commit 4e0309f9 authored by BRONES Romain's avatar BRONES Romain
Browse files

fix: Add pipeline stage, remove tready 

* PSCID memory read require one clock tick, so add a pipeline stage
* To limit complexity, remove tready. Throttling will be done outside
parent 9aaeac01
No related branches found
No related tags found
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

The place to be for your source code