- Feb 04, 2022
-
-
BRONES Romain authored
VHDL * Add attributes on interface ports. * Bring back QPLL andCDR lock signals on the GT wrapper TCL * Add simple address map
-
- Feb 03, 2022
-
-
BRONES Romain authored
* Use a makefile to build the packaged IP
-
- Feb 02, 2022
-
-
BRONES Romain authored
-