- Mar 23, 2023
-
-
BRONES Romain authored
* Use alias to log, redirect command outputs to log * Parse through uio names to find which is axiapp and ddr4, make alias link in /dev
-
- Mar 21, 2023
-
-
BRONES Romain authored
* Usefull when we do not use DT_FROM_BD
-
- Mar 08, 2023
-
-
BRONES Romain authored
* Add ChimeraTK generic server, uio backend and OPCUA CSA. * Add script to configure and autostart ChimeraTK server. * Use FPGA Manager to load bitstream, depending on user configuration at boot. * Two variants of bitstream added: centralnode and cellnode. * Add a begining of script to configure FPGA registers from a configuration file.
-
- Mar 01, 2023
-
-
BRONES Romain authored
* This python script browse a simple file to write register using python deviceaccess.
-
BRONES Romain authored
* Remove DT_FROM_BD_ENABLE. We don't have anything particular in BD. * Adding pl-conf.dtsi in system-top otherwise is gets lost and unused.
-
- Feb 28, 2023
-
-
BRONES Romain authored
* Recipe parse & build errors fixed * Use A proper init.d script skeleton * change RC update params
-
BRONES Romain authored
* Usefull if rebuilding
-
BRONES Romain authored
* Use ch8, with correct address offset from AXI MM PS
-
- Feb 27, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
-
BRONES Romain authored
* Add a link to the correct mapt file * Add a default configuration
-
BRONES Romain authored
-
BRONES Romain authored
* Disposed on a shared URL
-
BRONES Romain authored
-
BRONES Romain authored
* This parse a configuration file and then load the FPGA with the correct bitstream (centralnode or cellnode)
-
BRONES Romain authored
* Else it is not possible to make the device tree blob when several variants are given. Getting a duplicate node error.
-
- Feb 24, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
-
- Feb 22, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
* Turns ou I fail to make a /dev/axiapp pop in the FS... For now let's keep it as /dev/uio0
-
BRONES Romain authored
* Patch the .mapt file to set BAR to 0 * Add timers to xml config * fix the device name
-
- Feb 21, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
-
BRONES Romain authored
-
BRONES Romain authored
* This rely on the ChimeraTK GenericServer-OPCUA CSA * It adds to the target filesystem the map and config files TODO +Script to launch the server at startup
-
BRONES Romain authored
* This generate a UIO device for the APP area. * UIO is accessible in /dev/axiapp
-
- Feb 16, 2023
-
-
BRONES Romain authored
-
- Feb 09, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
It's better to fix it in Techlab layer.
-
BRONES Romain authored
* As we don't use block design, this IP is not detected automatically. * The IP is located at a fixed address on the bus.
-
- Feb 07, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
* Actualize the application * No more BD inside * Has a Debug Bridge at 0xA1000000
-
Romain Broucquart authored
Struggling with petalinux update: it is no longer possible to log as root without the tweaks. From user diag, it is possible to sudo.
-
- Jan 12, 2023
-
-
BRONES Romain authored
The one included by techlab-bsp matches their FPGA BSP. I'm using MSK BSP
-
- Jan 11, 2023
-
-
BRONES Romain authored
-
BRONES Romain authored
-
- Jan 05, 2023
-
-
BRONES Romain authored
* move recipes to a identical filepath
-
BRONES Romain authored
* Use their headless recipe * overlay external_hdf, add one xsa (central node) * Include PyTango in image
-
BRONES Romain authored
-
- Aug 12, 2022
-
-
BRONES Romain authored
-