Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
C
corr_matrixpi
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
DG
FOFB
corr_matrixpi
Commits
d4ee4eff
Commit
d4ee4eff
authored
9 months ago
by
BRONES Romain
Browse files
Options
Downloads
Patches
Plain Diff
fix(sim): Fix simulation
* Add constant for number of BPM * Change the register addresses
parent
41535391
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
sim/tb_corr_matrix.vhd
+1
-0
1 addition, 0 deletions
sim/tb_corr_matrix.vhd
sim/tc_basic.vhd
+21
-9
21 additions, 9 deletions
sim/tc_basic.vhd
with
22 additions
and
9 deletions
sim/tb_corr_matrix.vhd
+
1
−
0
View file @
d4ee4eff
...
...
@@ -122,6 +122,7 @@ begin
port
map
(
clk
=>
tb_clk
,
rst_n
=>
tb_rst_n
,
pps
=>
'0'
,
-- AXI-MM interface
s_axi_m2s
=>
tb_s_axi_m2s
,
...
...
This diff is collapsed.
Click to expand it.
sim/tc_basic.vhd
+
21
−
9
View file @
d4ee4eff
...
...
@@ -6,6 +6,7 @@ architecture basic of TestCtrl is
------------------------
-- SIGNAL DECLARATION --
------------------------
constant
C_NUMBPM
:
positive
:
=
122
;
signal
ConfigDone
:
integer_barrier
:
=
1
;
signal
TestDone
:
integer_barrier
:
=
1
;
...
...
@@ -90,15 +91,26 @@ begin
log
(
"+-- Global Config"
,
INFO
);
-- Correction coefficients
Write
(
ManagerRec
,
f_addr
(
16
#
10
#
),
f_sdata
(
218
));
Write
(
ManagerRec
,
f_addr
(
16
#
14
#
),
f_sdata
(
-186
));
Write
(
ManagerRec
,
f_addr
(
16
#
18
#
),
f_sdata
(
325
));
Write
(
ManagerRec
,
f_addr
(
16
#
1
C
#
),
f_sdata
(
-3225
));
Write
(
ManagerRec
,
f_addr
(
16
#
20
#
),
f_sdata
(
128
));
Write
(
ManagerRec
,
f_addr
(
16
#
24
#
),
f_sdata
(
0
));
Write
(
ManagerRec
,
f_addr
(
16
#
28
#
),
f_sdata
(
8192
));
Write
(
ManagerRec
,
f_addr
(
16
#
18
#
),
f_sdata
(
218
));
Write
(
ManagerRec
,
f_addr
(
16
#
1
C
#
),
f_sdata
(
-186
));
Write
(
ManagerRec
,
f_addr
(
16
#
20
#
),
f_sdata
(
325
));
Write
(
ManagerRec
,
f_addr
(
16
#
24
#
),
f_sdata
(
-3225
));
Write
(
ManagerRec
,
f_addr
(
16
#
38
#
),
f_sdata
(
218
));
Write
(
ManagerRec
,
f_addr
(
16
#
3
C
#
),
f_sdata
(
-186
));
Write
(
ManagerRec
,
f_addr
(
16
#
40
#
),
f_sdata
(
325
));
Write
(
ManagerRec
,
f_addr
(
16
#
44
#
),
f_sdata
(
-3225
));
Write
(
ManagerRec
,
f_addr
(
16
#
28
#
),
f_sdata
(
128
));
Write
(
ManagerRec
,
f_addr
(
16
#
2
C
#
),
f_sdata
(
0
));
Write
(
ManagerRec
,
f_addr
(
16
#
30
#
),
f_sdata
(
8192
));
Write
(
ManagerRec
,
f_addr
(
16
#
34
#
),
f_sdata
(
0
));
Write
(
ManagerRec
,
f_addr
(
16
#
48
#
),
f_sdata
(
128
));
Write
(
ManagerRec
,
f_addr
(
16
#
4
C
#
),
f_sdata
(
0
));
Write
(
ManagerRec
,
f_addr
(
16
#
50
#
),
f_sdata
(
8192
));
Write
(
ManagerRec
,
f_addr
(
16
#
54
#
),
f_sdata
(
0
));
-- Num BPM
Write
(
ManagerRec
,
f_addr
(
16
#
58
#
),
f_data
(
C_NUMBPM
));
-- Rst corr and threshold
Write
(
ManagerRec
,
f_addr
(
8
),
f_sdata
(
10
));
...
...
@@ -176,7 +188,7 @@ begin
while
nturn
<
20
loop
readline
(
read_file
,
line_v
);
for
I
in
0
to
12
1
loop
for
I
in
0
to
C_NUMBPM
-
1
loop
read
(
line_v
,
intx_v
);
read
(
line_v
,
inty_v
);
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment