Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
C
corr_matrixpi
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Iterations
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
DG
FOFB
corr_matrixpi
Commits
32f99162
Commit
32f99162
authored
8 months ago
by
BRONES Romain
Browse files
Options
Downloads
Patches
Plain Diff
Modify corrector filter
* add round of 8 bits on mult A * Add a pipeline stage
parent
5cf05f8d
No related branches found
Branches containing commit
Tags
1.2.0
Tags containing commit
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
hdl/corr_ll.vhd
+20
-7
20 additions, 7 deletions
hdl/corr_ll.vhd
with
20 additions
and
7 deletions
hdl/corr_ll.vhd
+
20
−
7
View file @
32f99162
...
...
@@ -40,7 +40,7 @@ end entity corr_ll;
architecture
rtl
of
corr_ll
is
constant
C_DELAY
:
natural
:
=
4
;
constant
C_DELAY
:
natural
:
=
5
;
type
arr_slv
is
array
(
natural
range
<>
)
of
std_logic_vector
;
signal
delay_valid
:
std_logic_vector
(
C_DELAY
-1
downto
0
);
signal
delay_seq
:
arr_slv
(
0
to
C_DELAY
-1
)(
C_W_BPMSEQ
-1
downto
0
);
...
...
@@ -129,6 +129,9 @@ begin
sum_abd
<=
(
others
=>
'0'
);
reg_din
<=
(
others
=>
'0'
);
reg_dout
<=
(
others
=>
'0'
);
rz_mult_a
<=
(
others
=>
'0'
);
rz_mult_b
<=
(
others
=>
'0'
);
rz_mult_d
<=
(
others
=>
'0'
);
elsif
rising_edge
(
clk
)
then
if
reset_corr
=
'1'
then
...
...
@@ -152,19 +155,29 @@ begin
if
reset_corr
=
'1'
then
reg_dout
<=
(
others
=>
'0'
);
else
if
delay_valid
(
2
)
=
'1'
and
enable_corr
=
'1'
then
if
delay_valid
(
delay_valid
'left
-1
)
=
'1'
and
enable_corr
=
'1'
then
reg_dout
<=
f_resize_sat
(
rnd_abicd
,
C_W_COR
);
end
if
;
end
if
;
-- Round and resize
if
mult_a
(
C_N_A_RND
-1
)
=
'0'
then
rz_mult_a
<=
f_resize_sat
(
f_resize_lsb
(
mult_a
,
mult_a
'length
-
C_N_A_RND
),
C_W_COR_SUMSAT
);
else
rz_mult_a
<=
f_resize_sat
(
f_sum_sat
(
f_resize_lsb
(
mult_a
,
mult_a
'length
-
C_N_A_RND
),
to_signed
(
1
,
mult_a
'length
)),
C_W_COR_SUMSAT
);
end
if
;
-- resize
rz_mult_b
<=
f_resize_sat
(
mult_b
,
C_W_COR_SUMSAT
);
rz_mult_d
<=
f_resize_sat
(
mult_d
,
C_W_COR_SUMSAT
);
end
if
;
end
process
;
-- resize
rz_mult_a
<=
f_resize_sat
(
mult_a
,
C_W_COR_SUMSAT
);
rz_mult_b
<=
f_resize_sat
(
mult_b
,
C_W_COR_SUMSAT
);
rz_mult_d
<=
f_resize_sat
(
mult_d
,
C_W_COR_SUMSAT
);
-- round then sat
rnd_abicd
<=
f_resize_lsb
(
mult_ic
,
rnd_abicd
'length
)
when
mult_ic
(
C_N_COR_RND
-1
)
=
'0'
else
f_sum_sat
(
f_resize_lsb
(
mult_ic
,
rnd_abicd
'length
),
to_signed
(
1
,
rnd_abicd
'length
));
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment