* This generate a UIO device for the APP area.
* UIO is accessible in /dev/axiapp

* As we don't use block design, this IP is not detected automatically.
* The IP is located at a fixed address on the bus.

The one included by techlab-bsp matches their FPGA BSP.
I'm using MSK BSP