-
- Downloads
feat(init): Change daemon logic
* Add a reload statement to only reprog the FPGA * FPGA bitstream is now linked * Conf is always read * Change status
Please register or sign in to comment
* Add a reload statement to only reprog the FPGA * FPGA bitstream is now linked * Conf is always read * Change status
The place to be for your source code