fix: Mutl rate connect

hdl/matrix_mul.vhd

@@ -91,6 +91,7 @@ begin
             end if;
         end if;
     end process;
+    mult_rate   <= r_mul_cnt;
 
     ---------------------
     -- DELAY REGISTERS --