Skip to content
Snippets Groups Projects
Commit 0ffaff9f authored by BRONES Romain's avatar BRONES Romain
Browse files

Wip: same top level but use configurations

parent e4ef1af6
Branches
Tags
No related merge requests found
......@@ -3,7 +3,7 @@ set ProjectDirPath [file join ${::fwfwk::PrjBuildPath} ${::fwfwk::PrjBuildName}]
## ------------------------------------- ##
## ETHERNET CORE
## ------------------------------------- ##
set ipName "ccn_eth_core"
set ipName "ccn_eth_core_$GTH_LOC"
set xcipath [create_ip \
-name xxv_ethernet \
......@@ -30,7 +30,7 @@ set ipProp [list \
CONFIG.ENABLE_PIPELINE_REG {1} \
CONFIG.ADD_GT_CNTRL_STS_PORTS {1} \
CONFIG.INCLUDE_SHARED_LOGIC {0} \
CONFIG.LANE1_GT_LOC $Config(GTH_LOC) \
CONFIG.LANE1_GT_LOC $GTH_LOC \
]
set_property -dict $ipProp [get_ips $ipName]
......@@ -42,7 +42,7 @@ create_ip_run [get_files -of_objects [get_fileset sources_1] ${ProjectDirPath}.s
## ------------------------------------- ##
## GT WIZARD
## ------------------------------------- ##
set ipName "ccn_gtwizard"
set ipName "ccn_gtwizard_$GTH_LOC"
set xcipath [create_ip \
-name gtwizard_ultrascale \
......@@ -58,9 +58,9 @@ set_property -dict [list \
# These parameters are "hard coded" for our application:
# RX_REFCLK_SOURCE: clk1 (clocks swapped on DAMCFMC2ZUP)
set ipProp [list \
CONFIG.CHANNEL_ENABLE $Config(GTH_LOC) \
CONFIG.TX_MASTER_CHANNEL $Config(GTH_LOC) \
CONFIG.RX_MASTER_CHANNEL $Config(GTH_LOC) \
CONFIG.CHANNEL_ENABLE $GTH_LOC \
CONFIG.TX_MASTER_CHANNEL $GTH_LOC \
CONFIG.RX_MASTER_CHANNEL $GTH_LOC \
CONFIG.FREERUN_FREQUENCY {100} \
CONFIG.LOCATE_COMMON {EXAMPLE_DESIGN} \
CONFIG.LOCATE_TX_USER_CLOCKING {CORE} \
......@@ -70,8 +70,8 @@ set ipProp [list \
CONFIG.RX_USER_DATA_WIDTH 64 \
CONFIG.TX_USER_DATA_WIDTH 64 \
CONFIG.ENABLE_OPTIONAL_PORTS {loopback_in} \
CONFIG.RX_REFCLK_SOURCE $Config(GTH_LOC)" clk1"
CONFIG.TX_REFCLK_SOURCE $Config(GTH_LOC)" clk1"
CONFIG.RX_REFCLK_SOURCE "${GTH_LOC} clk1" \
CONFIG.TX_REFCLK_SOURCE "${GTH_LOC} clk1" \
]
set_property -dict $ipProp [get_ips $ipName]
......
......@@ -43,8 +43,10 @@ proc doOnCreate {} {
addSources Vhdl
addSources Verilog
foreach GTH_LOC in $Config(GTH_LOC) {
source generate_ethernet.tcl
}
}
# ==============================================================================
proc doOnBuild {} {
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment