Commits on Source (7)
-
BRONES Romain authored
* One clock domain for AXI-MM * One for COM BPM logic * Xilinx CDC in between (control and status registers). * Also move component declaration in a package
-
BRONES Romain authored
* Packet filter now uses DESYLIB true dual port RAM. * Add a packet filter before the module output. * Add packet filter as external memory in rdl.
-
BRONES Romain authored
-
BRONES Romain authored
-
BRONES Romain authored
* Or else DESYRDL gives only 9 bits to the decoder, which collides with the 8 bits address of the table (counted from the 2nd lesser bit)
-
BRONES Romain authored
* Update doc with recent changes (Clock, filter) * Module ID is now hardcoded in RDL
-
BRONES Romain authored
* Packet filter is now insed the module * AXI-MM on its dedicated clock, CDC inside module
Showing
- doc/images/combpm_packet_filter.svg 0 additions, 450 deletionsdoc/images/combpm_packet_filter.svg
- doc/images/overview.svg 96 additions, 57 deletionsdoc/images/overview.svg
- doc/main.adoc 12 additions, 11 deletionsdoc/main.adoc
- doc/regmap.adoc 1 addition, 0 deletionsdoc/regmap.adoc
- hdl/combpm_packet_filter.vhd 43 additions, 190 deletionshdl/combpm_packet_filter.vhd
- hdl/pkg_combpm.vhd 74 additions, 0 deletionshdl/pkg_combpm.vhd
- hdl/top_combpm_electron.vhd 127 additions, 92 deletionshdl/top_combpm_electron.vhd
- rdl/combpm.rdl 19 additions, 8 deletionsrdl/combpm.rdl
- tcl/generate_combpm_packet_filter_ip.tcl 0 additions, 49 deletionstcl/generate_combpm_packet_filter_ip.tcl
- tcl/main.tcl 7 additions, 6 deletionstcl/main.tcl
doc/images/combpm_packet_filter.svg
deleted
100644 → 0
This diff is collapsed.
hdl/pkg_combpm.vhd
0 → 100644