Skip to content
Snippets Groups Projects
Commit a4d428b7 authored by BRONES Romain's avatar BRONES Romain
Browse files

Fix DESYRDL reset polarity

parent 4458a90f
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
hdl/top_combpm_electron.vhd
+ 1
− 1
View file @ a4d428b7
...@@ -190,7 +190,7 @@ begin ...@@ -190,7 +190,7 @@ begin
inst_aximm: entity desyrdl.combpm inst_aximm: entity desyrdl.combpm
port map( port map(
pi_clock => usrclk, pi_clock => usrclk,
pi_reset => sync_resetn, pi_reset => sync_reset,
pi_s_top => pi_s_top, pi_s_top => pi_s_top,
po_s_top => po_s_top, po_s_top => po_s_top,
pi_addrmap => addrmap_w, pi_addrmap => addrmap_w,
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

The place to be for your source code